

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau


## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> :  C30B 33/08	A1	(11) International Publication Number: WO 96/41906  (43) International Publication Date: 27 December 1996 (27.12.96)
(21) International Application Number: PCT/US95/07518  (22) International Filing Date: 13 June 1995 (13.06.95)  (71) Applicant: ADVANCED TECHNOLOGY MATERIALS, INC. [US/US]; 7 Commerce Drive, Danbury, CT 06810 (US).  (72) Inventors: TISCHLER, Michael, A.; 83 Barclay Commons, Danbury, CT 06811 (US). KUECH, Thomas, F.; 3713 Council Crest, Madison, WI 53711 (US).  (74) Agent: HULTQUIST, Steven, J.; IP/TL, P.O. Box 14329, Research Triangle Park, NC 27709 (US).		(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  Published <i>With international search report.</i>

## (54) Title: BULK SINGLE CRYSTAL GALLIUM NITRIDE AND METHOD OF MAKING SAME

## (57) Abstract

A method of making a single crystal Ga\*N article (10), including the steps of: providing a substrate (20) of crystalline material having a surface (16) which is epitaxially compatible with Ga\*N; depositing a layer of single crystal Ga\*N (26) over the surface of the substrate; and etchably removing the substrate from the layer of single crystal Ga\*N, to yield the layer of single crystal Ga\*N as said single crystal Ga\*N article. The invention in an article aspect relates to bulk single crystal Ga\*N articles, such as are suitable for use as a substrate for the fabrication of microelectronic structures thereon, and to microelectronic devices comprising bulk single crystal Ga\*N substrates, and their precursor structures.



SEI98-38 EP
04.2.19
SEARCH REPORT

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LJ	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

**BULK SINGLE CRYSTAL GALLIUM NITRIDE AND METHOD OF MAKING SAME****DESCRIPTION****Field of the Invention**

This invention relates to bulk single crystal binary, ternary or quaternary gallium nitride ( $Ga^*N$ ), including single crystal  $Ga^*N$  substrate articles useful for formation of microelectronic structures thereon, as well as to an appertaining method of forming  $Ga^*N$  in single crystal bulk form.

**Description of the Related Art**

The III-V nitrides, in consequence of their electronic and optical properties and heterostructure character, are highly advantageous in the fabrication of a wide range of microelectronic structures. In addition to their wide band gaps, the III-V nitrides also have direct band gaps and are able to form alloys which permit fabrication of well lattice-matched heterostructures. Consequently, devices made from the III-V nitrides can operate at high temperatures, with high power capabilities, and can efficiently emit light in the blue and ultraviolet regions of the electromagnetic spectrum. Devices fabricated from III-V nitrides have applications in full color displays, super-luminescent light-emitting diodes (LEDs), high density optical storage systems, excitation sources for spectroscopic analysis applications, etc. High temperature applications are found in automotive and aeronautical electronics.

To effectively utilize the aforementioned advantages of the III-V nitrides, however, requires that such materials have device quality and a structure accommodating abrupt heterostructure interfaces, viz., III-V nitrides must be of single crystal character, substantially free of defects that are electrically or optically active.

A particularly advantageous III-V nitride is GaN. This nitride species can be utilized in combination with aluminum nitride (AlN) to provide optically efficient, high temperature, wide band gap heterostructure semiconductor systems having a convenient, closely matched heterostructure character similar to that of GaAs/AlAs. Small amounts of indium nitride may be added to GaN or AlN while maintaining acceptable lattice match.

Corresponding advantages are inherent in ternary GaN compositions of the shorthand formula MGaN, wherein M is a metal compatible with Ga and N in the composition MGaN, and the composition MGaN is stable at standard temperature and pressure (25°C and 1 atmosphere pressure) conditions. Examples of potential M species include Al and In. Such compounds have compositions described by the formula  $M_{1-x}Ga_xN$ , where x ranges from 0 to 1. The addition of a third compatible metal provides quaternary alloys of general formula  $M_{1-x-y}M'_yGa_xN$ , where M and M' are compatible metals, in particular Al and In, and x and y range from 0 to 1. Such quaternary alloys are referred to by shorthand formula AlGaN.

Alloys of GaN, AlN or InN with silicon carbide (SiC) may be advantageous because they can provide modulated band gaps. Such alloys have in the past been difficult to grow in single crystal form.

For ease of reference in the ensuing disclosure, therefore, the term "Ga\*N" is defined as including binary (e.g., GaN), ternary (M<sub>1-x</sub>Ga<sub>x</sub>N), and quaternary (MM'GaN) type gallium nitride type compounds. Examples of these compounds include AlN, InN, AlGaN, InGaN and AlInGaN. Ga\*N also encompasses SiC, SiC/AlN alloys, SiC/GaN alloys, SiCInN alloys, and other related compounds such as alloys of SiC with AlGaN. All possible crystal forms are meant to be included in this shorthand term, including all cubic, hexagonal and rhombohedral modifications and all SiC polytypes.

For device applications, therefore, it would be highly advantageous to provide substrates of Ga\*N, for epitaxial growth thereon of any of the Ga\*N materials, especially GaN, AlGaN, InGaN, or SiC, for the production of heteroepitaxial devices. Unfortunately, however, it heretofore has not been possible to produce GaN in single crystal bulk form, and for all Ga\*N materials, growth of high quality bulk single crystals has been fraught with difficulty.

It therefore would be a significant advance in the microelectronics art, and is correspondingly an object of the present invention, to provide Ga\*N in bulk single crystal form, suitable for use thereof as a substrate body for the fabrication of microelectronic structures.

It is another object of the present invention to provide an appertaining method for the formation of bulk single crystal Ga\*N which is relatively simple and may be readily achieved using conventional crystal growth techniques in an economic manner.

Other objects and advantages of the invention will be more fully apparent from the ensuing disclosure and appended claims.

## SUMMARY OF THE INVENTION

In one aspect, the present invention relates to a method of making a single crystal Ga\*N article, including the steps of:

providing a substrate of crystalline material having a surface which is epitaxially compatible with Ga\*N under the conditions of Ga\*N growth;

depositing a layer of single crystal Ga\*N over the surface of the substrate; and

etchably removing the substrate from the layer of single crystal Ga\*N to yield the layer of single crystal Ga\*N as said single crystal Ga\*N article.

A key point of this invention is that the substrate is etched away in situ, while the substrate/Ga\*N structure is at or near the growth temperature.

The substrate of crystalline material may for example include a material such as silicon, silicon carbide, gallium arsenide, sapphire, etc., for which a suitable etchant may be employed to remove the substrate by etching. In the case of silicon and gallium arsenide, for example, HCl gas may be usefully employed. The layer of single crystal Ga\*N may be deposited directly on the surface of the crystalline substrate, or alternatively it may be deposited on an uppermost surface of one or more intermediate layers which in turn are deposited on the crystalline substrate. The one or more intermediate layers may serve as a buffer layer to enhance the crystallinity or other characteristics of the Ga\*N layer.

In another aspect, the invention utilizes the outdiffusion of specific species from the substrate into the Ga\*N layer to provide enhanced properties of the final Ga\*N product. An example of this aspect is the growth of Ga\*N on a silicon substrate. In this case, Si can be caused to diffuse out of the silicon substrate and into the Ga\*N. This diffusion will form a thin Ga\*N region which is heavily doped with silicon. Silicon-doped Ga\*N is n-type, and this structure is advantageous in certain device structures, as for example for making ohmic contacts to the back surface of the Ga\*N layer or for forming p-n junctions.

In another aspect, the invention relates to bulk single crystal Ga\*N articles, such as are suitable for use as substrates for the fabrication of microelectronic structures thereon. As used herein, the term "bulk single crystal Ga\*N" refers to a body of single polytype crystalline Ga\*N having three dimensional (x,y,z) character wherein each of the dimensions x, y is at least 100 micrometers and the direction z is at least 1 $\mu$ m. In the preferred practice of the invention, the single crystal Ga\*N product will be of cylindrical or disc-shaped form, with diameter d and thickness z, where d is at least 100  $\mu$ m and z is at least 1 $\mu$ m. In a preferred aspect, each of the

- 4 -

dimensions d and z is at least 200 micrometers. The bulk single crystal Ga\*N article may most preferably have a thickness dimension z of at least 100 micrometers, and diameter which is at least 2.5 centimeters.

Other aspects, features and embodiments of the invention will be more fully apparent from the ensuing disclosure and appended claims.

**BRIEF DESCRIPTION OF THE DRAWINGS**

Figure 1 is a perspective view of a bulk single crystal Ga\*N article according to one aspect of the invention.

Figure 2 is a side elevation view of a silicon substrate useful as a supporting base for deposition of single crystal Ga\*N thereon.

Figure 3 is a side elevation view of the silicon substrate of Figure 2, having a layer of single crystal Ga\*N deposited thereon.

Figure 4 is a side elevation view of the silicon/Ga\*N structure of Figure 3, showing the etching action of a silicon etchant on the silicon substrate portion of the structure.

Figure 5 is a side elevation view of the silicon substrate of Figure 2, having an intermediate layer of silicon-doped n-type Ga\*N thereon, with an upper layer of single crystal Ga\*N deposited on the top surface of the intermediate layer of silicon-doped n-type Ga\*N.

Figure 6 is a side elevation view of the article of Figure 5 after removal of the substrate portion thereof, yielding a product article comprising a layer of single crystal Ga\*N having associated therewith a bottom surface layer of silicon-doped n-type Ga\*N.

Figure 7 is a schematic depiction of a light emitting diode device fabricated on a single crystal Ga\*N article according to one aspect of the invention.

Figure 8 is a schematic depiction of an ohmic contact structure fabricated on a single crystal Ga\*N article according to one aspect of the invention.

Figures 9-11 are consecutive schematics of a wafer carrier suitable for carrying out the process of the present invention, showing (9) the sacrificial substrate at the start of the Ga\*N growth, (10) a Ga\*N layer grown on the sacrificial substrate, and (11) the Ga\*N substrate after removal of the sacrificial substrate.

## DETAILED DESCRIPTION OF THE INVENTION, AND PREFERRED EMBODIMENTS THEREOF

The present invention is based on the discovery that single crystal Ga\*N articles of a self-supporting structural character can be readily formed by the deposition of single crystal Ga\*N on a substrate epitaxially compatible with the single crystal Ga\*N, followed by in-situ removal of the substrate at the growth temperature. The substrate is removed by etching it away from the single crystal Ga\*N, at the Ga\*N growth temperature, to yield the single crystal Ga\*N as a product article.

Since no Ga\*N substrates currently (before the making of the present invention) exist, growth of these compounds must initially take place heteroepitaxially, for example GaN on silicon. Two types of defects arise as a result of heteroepitaxial growth. The first is dislocations due to the lattice mismatch between the Ga\*N layer and the substrate. The typical substrate is sapphire, which has a 13.8% lattice mismatch to GaN. SiC is a closer lattice match (~3%), but the mismatch is still quite large. Many other substrates have been used, but all of them have large lattice mismatches and result in a high density of defects in the grown layers.

The second kind of defect is dislocations generated during cool-down after growth as a result of different thermal coefficients of expansion of the substrate and epitaxial layer. In accordance with the present invention, a method for reducing or eliminating the generation of these defects is employed to produce large area, high quality single crystal Ga\*N substrates.

In carrying out the present invention, a sacrificial substrate is employed, upon which is nucleated the Ga\*N layer. The Ga\*N layer is grown on the substrate to the desired thickness and then the substrate is etched away, in-situ, at temperatures close to the growth temperature. Suitable temperatures for the etching step (close to the growth temperature) are desirably within 100°C, and preferably within 50°C, and most preferably within 25°C of the temperature at which the Ga\*N layer is grown.

Dislocations arising from the lattice mismatch are reduced in density by growing thick Ga\*N layers. It is known that the misfit dislocation density decreases with epitaxial layer thickness, and in the practice of the present invention, very thick (25-1000 $\mu$ m) layers can be grown. In fact, if the sacrificial substrate is more easily deformable than Ga\*N and is very thin (extremely thin silicon substrates are commercially available in thicknesses as thin as 2-5  $\mu$ m), growth of a thick overlayer of Ga\*N may have the effect of pushing the defects into the sacrificial substrate, leaving a substantially defect-free Ga\*N single crystal product after the etching step. The misfit dislocation density can be further reduced by using buffer layers which may be a single compound, a compositionally graded layer structure, or a superlattice structure comprising

alternating layers A and B, where A and B are selected from GaN, AlN and InN and alloys of SiC with these nitrides. In general, the strained superlattice can comprise from 5 to 200 alternating A,B monolayers. By using such superlattices, it is possible to force misfit dislocations to the edge of the substrate instead of permitting them to propagate up into the growing layer. Such superlattice buffer layers have been characterized previously (Tischler et al., Applied Physics Letters, 46, p. 294 (1985)).

Dislocations due to the different thermal coefficients of expansion are eliminated in the practice of the present invention by in-situ etching of the substrate at or near the growth temperature. The in-situ etching may be effected by the introduction of halogenated gaseous species (i.e. HCl, HF, etc.) which will etchably remove the sacrificial substrate at temperatures close to the growth temperature.

The Ga\*N growth process may be performed in a two chamber system with the sacrificial substrate separating the two chambers of the system. By way of example, the two chambers may be separated by a carrier member having holes or openings in it which are the same size as the sacrificial substrate. Small tabs or other retention structures may be used on the bottom of the carrier member to hold the substrate in place. The Ga\*N precursors are introduced in one chamber to cause the deposition of the Ga\*N layer. The growth of the Ga\*N layer proceeds both perpendicular as well as parallel to the substrate surface. After several hundred microns of growth, the Ga\*N will extend over the edge of the sacrificial substrate. This overhang may assist in providing a suitable seal between the two chambers. Sealing is further enhanced during the growth process by keeping the pressures in the two chambers substantially equal or slightly lower in the deposition chamber, to minimize diffusion. During or after the growth of the Ga\*N layer and without reducing the temperature, the gaseous etching species are introduced in the other chamber to etchably remove the substrate.

Alternatively, an etchant may be chosen which preferentially etches the sacrificial substrate or the Ga\*N layer may be grown to a much greater thickness than the thickness of the sacrificial substrate, so that upon etching, the single crystal Ga\*N product remains.

In one version of this process, the Ga\*N layer is deposited and then the substrate is etchably removed. In another embodiment of this process, Ga\*N deposition and substrate removal are performed simultaneously.

As a result, the sacrificial substrate is removed, leaving the Ga\*N layer sitting in the recess of the carrier member. During the etching sequence, cross-diffusion may be minimized by keeping the pressure in the growth chamber equal to or slightly higher than the pressure in the etching chamber. Finally, the carrier member may be withdrawn to unload the two-chamber system.

It is apparent from the foregoing that such two-chamber system, or other apparatus system for carrying out the present invention, can be scaled up to grow Ga\*N layers on many sacrificial substrates concurrently.

In another embodiment of this process, the growth takes place in a multi-reactor system where first one side of the substrate is exposed to the gas species used for deposition of the desired material. Then the substrate or substrates are transferred to a different chamber where the other side of the substrate is exposed to gas species to etch off the original substrate material.

Depending on the desired goals of the growth process, growth could take place in either the kinetically limited regime or the mass transport limited regime. If growth occurs in a kinetically limited regime, this would permit stacking of the substrates in a furnace for simultaneous uniform Ga\*N deposition on a large number of substrates. In another embodiment, growth could take place in the mass transport limited regime, which would maximize the growth rate and lead to short throughput times.

In a specific embodiment, the sacrificial substrate is silicon and the substrate to be produced is GaN. Growth begins by heating the silicon to the growth temperature (in the range of 800-1300°C) and introducing the growth precursors for GaN formation. In one preferred method, this growth process involves initial growth of a silicon buffer layer on the silicon substrate to provide a clean nucleation layer for subsequent growth. The supply (flow) of the silicon precursors is then turned off, and the supply (flow) of the GaN precursors is turned on. The GaN layer is grown to the desired thickness (1-1000μm, preferably 100-300μm) and the supply (flow) of the GaN precursors is turned off. The etching species is then introduced (for example HCl) and the silicon substrate is etchably removed. Silicon can be etched using HCl over a wide range of temperatures (700-1200°C). Typical GaN growth temperatures are about 1000-1100°C, and so a temperature regime may be selected that is suitable for both growth and etching. The etching time can be reduced by using pre-thinned sacrificial substrates. The remaining GaN layer is then cooled and removed from the reactor.

The growth of GaN layers or films by vapor phase processes is well-known in the art. GaN may be grown using trimethylgallium and ammonia precursors. This process produces high quality material, but the precursors are expensive and the GaN growth is usually done in a cold-wall reactor, which may complicate heating of the substrate during the etching step. Alternatively, GaN may be grown by a chemical vapor transport method, in which gallium and ammonia are the source materials, and a stream of HCl is passed over the gallium to transport it into the reactor in the form of gallium chloride. This method has the advantage that the sources are somewhat more economical and the process is normally carried out in a hot wall reactor.

It will be understood from the foregoing that in addition to GaN, other Ga\*N species can be grown in a similar fashion. In fact, Ga\*N ternary or quaternary species of precisely specified or of graded composition can be easily produced because the composition is controlled by the gas phase composition during growth. Controlling composition by controlling the ratio of gas phase reactants is much easier than composition control when growth occurs from a liquid melt. Substrates with variations in dopant concentration or in dopant type can also be easily produced. Other materials besides the III-V nitrides could also be grown in this fashion, for example silicon carbide. Some suitable sacrificial substrates for this process include silicon, GaAs and InP.

It is possible that the constituents of the sacrificial substrate may act as a dopant for the desired substrate layer, either by a solid state diffusion process through the interface between the sacrificial substrate and into the Ga\*N layer or by "auto-doping," wherein the some amount of the sacrificial substrate material enters the vapor phase at the growth temperature and dopes the Ga\*N layer as it is growing. If this latter situation is the case, the back side of the sacrificial substrate could be covered with a suitable mask such as silicon dioxide or silicon nitride to prevent autodoping of the grown layer. However, there may be some diffusion of the sacrificial substrate material into the desired grown layer at the interface. This could be beneficial, as for example in the case of a sacrificial silicon substrate and a grown GaN layer, in which the silicon would form a heavily doped n-type layer at the back of the substrate. Such heavily doped n-type layer would be advantageous for forming n-type ohmic contacts. If this layer were not desired, it could be etched or polished off after the growth process had been completed.

The advantages of the method of the present invention are:

1. Large diameter substrates can be produced. The limit is the available size of the sacrificial substrate. For example if the sacrificial substrate is silicon, this could produce substrates greater than 10 inches in diameter.
2. The substrates are essentially ready for subsequent processing after growth. No orienting, coring, flattening, or sawing are required as in bulk growth. Some minor polishing may be required.
3. Many substrates can be produced simultaneously.
4. No defects from thermal coefficient of expansion differences are produced.
5. The defect density can be further reduced by using buffer layers such as a strained layer superlattice.

6. Heavily doped back contact layers for ohmic contacts may be produced.
7. Substrates of varying compositions can be easily produced. For example ternary substrates with pre-selected stoichiometries can be produced easily because the product composition is controlled by the gas phase composition. Such gas phase ratio control is much easier than composition control when growth occurs from a liquid melt. Substrates with compositional variations can also be easily produced, because the gas phase ratio can be varied during growth.
8. The doping density in the substrates can be easily controlled, again by gas phase composition control. No problems associated with segregation coefficient issues are involved. In addition, the doping in the substrate can be varied, if desired, throughout the thickness of the single crystal Ga\*N substrate being prepared.
9. In a potential embodiment, a single crystal Ga\*N substrate and a device structure could be grown in one cycle.

The sacrificial substrate epitaxially compatible with the single crystal Ga\*N may be any suitable crystalline material, on which Ga\*N may be deposited by suitable techniques, such as vapor deposition techniques, including chemical vapor deposition (CVD), chemical vapor transport (CVT), physical vapor deposition (PVD), plasma-assisted CVD, etc. Specific examples include sacrificial substrates of silicon, silicon carbide, gallium arsenide, sapphire, etc., with silicon and silicon carbide being most preferred.

Figure 1 is a perspective view of a bulk single crystal Ga\*N article 10 having a generally cylindrical or disc-shaped form, in which the side face 12 defines a diameter  $d$ . A top main surface 16 of this article is in spaced relationship to a corresponding bottom main surface (not shown), to define a thickness  $z$  there between, as measured perpendicularly to the plane of the top main surface 16.

This bulk single crystal Ga\*N has three dimensional character wherein the diameter is at least 100 micrometers and the  $z$  direction is at least 1 $\mu\text{m}$ . In a preferred aspect, the dimensions  $d$  is at least 200  $\mu\text{m}$  and  $z$  is at least 100  $\mu\text{m}$ . The bulk single crystal Ga\*N article may suitably have a thickness dimension  $z$  of at least 100 micrometers, and diameter at least 2.5 centimeters.

Such article 10 may be utilized as a substrate for the formation of microelectronic structure(s) thereon, e.g., on the top main surface 16 thereof. Illustrative microelectronic structure(s) include components or assemblies for devices such as LEDs, lasers, transistors, modulation-doped transistors, with applications in full color displays, high density optical storage systems, excitation sources for spectroscopic analysis applications, etc.

Figure 2 is a side elevation view of a silicon substrate 20 comprising a generally disc-like article 22 which is useful as a supporting base for deposition of single crystal Ga\*N on a top main surface 24 thereof. The silicon substrate may be of any suitable type as regards its structure and method of formation. It will be recognized that the substrate itself may be of suitable material other than silicon, and in general any appropriate material may be employed which is useful for the deposition of Ga\*N thereon. In one embodiment, the silicon substrate 20 may be extremely thin, to minimize the number of defects remaining in the Ga\*N grown layer.

On the top surface 24 of the silicon substrate article 22, Ga\*N is deposited by any suitable deposition technique, such as those illustratively discussed hereinabove. For example, GaN may be deposited by the hydride or chloride techniques. In another embodiment, GaN may be deposited in a nitrogen atmosphere in a chemical vapor deposition reactor, using a suitable organometallic source reagent for the gallium component of the GaN film or layer to be laid down on top surface 24.

Suitable source reagents for the gallium component of the Ga\*N film or layer include gallium and gallium alkyl compounds such as trimethylgallium. In general, the gallium source reagent may comprise any suitable precursor compound or complex which undergoes little decomposition at standard temperature and pressure condition (25°C, one atmosphere pressure) and which is suitably decomposable at elevated temperature to combine with a suitable nitrogen source to form the GaN layer. It is understood by those familiar in the field that this should be done without formation of by-products which may contaminate or otherwise preclude the efficacy or utility of the deposited Ga\*N film or layer, or which may impair the efficiency of such film or layer. It is also understood by those experienced in the field that other column III elements may be added or substituted for the Ga precursor. For example In and Al precursors may be used to form Ga\*N compounds.

The deposition of the Ga\*N layer is performed in a modified system made of conventional crystal growth components as described above.

Figure 3 is a side elevation view of the silicon substrate 20 of Figure 2, having a layer of single crystal Ga\*N 26 deposited on the top surface 24 of the silicon disc-like article 22 by deposition techniques as described hereinabove.

Figure 4 is a side elevation view of the silicon/Ga\*N structure of Figure 3, showing the etching action of a silicon etchant on the silicon substrate portion of the structure. For silicon substrates, hydrogen chloride is a gaseous etchant that is etchingly effective at the Ga\*N growth temperature. If the substrate is some material other than silicon, an etchant that is appropriate for

that material must be chosen. Hydrogen chloride also may be used to etch gallium arsenide, but silicon carbide and sapphire may require more aggressive etching treatments. Consistent with the process requirements as to purity and low particulate concentrations, the etching process may be assisted by plasma, laser radiation, etc. as may especially be required with the more refractory substrates such as silicon carbide or sapphire.

Figure 5 is a side elevation view of the silicon substrate of Figure 2, having an intermediate layer of silicon-doped n-type Ga\*N thereon, with an upper layer of single crystal Ga\*N deposited on the top surface of the intermediate layer of silicon-doped n-type Ga\*N.

The methodology of the present invention may be utilized to form gallium nitride articles of very large size, such as 3 inch diameter wafers or even wafers as large as 18 inches in diameter. Accordingly, the Ga\*N layers deposited on such substrates have corresponding dimensions and thus provide substrate bodies of very large size, as suitable for forming a plurality of microelectronic structures on the surface of the Ga\*N formed by the process of the present invention.

Figure 6 is a side elevation view of the article of Figure 5 after removal of the substrate portion thereof, yielding a product article comprising a layer of single crystal Ga\*N 26 having associated therewith on its bottom surface a layer 30 of silicon-doped n-type Ga\*N.

The article shown in Figure 6 thus comprises a layer of gallium nitride, having a thickness of for example 300 micrometers, with a heavily n-type silicon-doped layer on the bottom. This n-type layer is useful for making low resistance ohmic contacts to n-type Ga\*N.

It will be recognized that the description of n-type silicon doped Ga\*N on the bottom of the grown Ga\*N layer is intended for illustrative purposes only, and in practice the dopant may be of suitable material which is epitaxially compatible with the original base or substrate layer and the Ga\*N layer and advantageous in the processing or products structure of the Ga\*N articles of the invention.

Alternatively, an interlayer may be employed between the original base and substrate layer and the layer of Ga\*N to enhance the crystallinity or other characteristics of the grown Ga\*N layer. This so-called buffer layer is commonly used in heteroepitaxial growth to improve crystal quality. For example, in this case it may comprise a grown layer of silicon on the sacrificial silicon substrate, to improve the surface of the substrate before deposition of the Ga\*N. The buffer layer may comprise one or more strained layers such as a superlattice. As a still further alternative, the interlayer may comprise a release layer or thin film of a coating or material which assists the removal of the Ga\*N layer from the original base or substrate layer. The sacrificial substrate may

be of extremely thin thickness, not only to facilitate its subsequent removal by etching, but also to increase the probability that defects generated during Ga\*N growth will end up in the sacrificial substrate layer.

Figure 7 is a schematic depiction of a light emitting diode device 70 fabricated on an n-type single crystal GaN substrate 74 according to one aspect of the invention. In this example, on one surface of the substrate 74 an epitaxial n-type GaN layer 73 is grown, followed by a p-type GaN layer 72. An electrical contact 71 is made to the upper p-type GaN layer, and an electrical contact 75 is made to the GaN substrate. The contacts may be formed of any suitable material known in the art, as for example nickel, gold, germanium or indium. Electron current flows in the n to p direction, and light is emitted in the blue to ultraviolet wavelength region as recombination occurs.

Figure 8 is a schematic depiction of an ohmic contact structure 80 fabricated on a single crystal GaN article 81 according to one aspect of the invention. Silicon-doped GaN layer 82 is formed by diffusion of silicon out of a sacrificial silicon substrate during the growth of the single crystal GaN article, as described above. After the silicon substrate has been etched away, metal layer 83 is deposited on the silicon-doped GaN layer. The metal layer may be formed of any suitable contacting material known in the art, as for example nickel, gold, germanium or indium, which can provide a low-resistance electrical contact to the GaN substrate via the doped layer.

Figures 9-11 are consecutive schematics of a wafer carrier 91 suitable for carrying out the process of the present invention, showing (9) the sacrificial substrate 92 at the start of the Ga\*N growth, (10) a Ga\*N structure 93 grown on the sacrificial substrate, and (11) the Ga\*N structure 93 after removal of the sacrificial substrate. Such a wafer carrier could, for example, be used in a two-chambered reactor system where the wafer carrier separates the two chambers. Small tabs on the bottom of the carrier hold the sacrificial substrate in place, as shown in Figure 9). Ga\*N growth occurs in the top chamber. Growth proceeds both perpendicularly to as well as parallel to the substrate surface. After several hundred microns of growth, the Ga\*N will extend over the edge of the sacrificial substrate, as shown in Figure 10. This overhang helps provide a seal between the two chambers. Sealing is further enhanced during the growth by keeping the pressures in the two chambers approximately equal or slightly lower in the deposition chamber to minimize diffusion. Without allowing the temperature to vary more than 100°C, and preferably less than 25°C, the etchant species is introduced into the lower chamber. The sacrificial substrate is etched away, leaving the Ga\*N layer sitting in the recess of the carrier as shown in Figure 11. During the etching sequence, cross-diffusion is minimized by keeping the pressure in the upper chamber equal to or slightly higher than in the lower chamber. Upon completion of etching and cool down, the carrier can then be withdrawn from the reactor to unload the system. It is clear that this type of system can be scaled up to process many sacrificial substrates simultaneously.

As mentioned above, the Ga\*N bulk crystal material of the invention contemplates binary as well as ternary and quaternary III-V nitride compounds, silicon carbide, and all possible crystal forms, including all cubic, hexagonal and rhombohedral modifications and all SiC polytypes within the scope hereof. Compositionally graded ternary and quaternary compounds such as AlGaN or AlGaInN are also envisioned, as are Ga\*N materials in which the dopant concentration is varied.

While the invention has been described with regard to specific embodiments, structure and features, it will be recognized that the invention may be modified or otherwise adapted to a specific end use application, and all variations, modifications, and embodiments of the invention as claimed are to be regarded as being within the spirit and scope of the invention.

### BEST MODE OF CARRYING OUT THE INVENTION

In the presently preferred practice, the present invention may be carried out with the nucleation and growth of a Ga\*N layer to a thickness as high as 25-1000 $\mu$ m, on a sacrificial substrate, such as previously grown Ga\*N, followed by in-situ etch removal of the substrate with an etchant such as chlorinated or fluorinated gaseous species (i.e. HCl, HF, etc.), at temperatures within 10 degrees Centigrade, more preferably within 5 degrees Centigrade, and most preferably within 2 degrees Centigrade of the temperature utilized for Ga\*N layer growth.

The Ga\*N growth process is carried out in a two chamber system with the sacrificial substrate between the two chambers, which are maintained at pressure levels relative to one another which avoid significant inter-chamber diffusion through the substrate and deposited material. A Ga\*N precursor is introduced in one chamber to cause the deposition of the Ga\*N layer, with growth of the Ga\*N proceeding both perpendicular and parallel to the substrate surface, so that after several hundred microns of growth, the Ga\*N will extend over the edge of the sacrificial substrate to assist in providing a seal between the two chambers. The etching species are introduced in the other chamber to etchably remove the substrate, with etching being carried out either concurrent with or subsequent the deposition/growth process. Alternatively, a multi-reactor system is employed, where first one side of the substrate is exposed to the gas species used for deposition of the desired material, followed by transferal of the substrate(s) to a different chamber where the other side of the substrate is exposed to gas species to etch off the original substrate material. Growth can be carried out in the practice of the invention in either the kinetically limited regime or the mass transport limited regime.

In a specific embodiment, GaN is formed on silicon by heating the silicon to the growth temperature (in the range of 800-1300°C, e.g., 1000-1100°C) and introducing the growth precursors for GaN formation, optionally with initial growth of a silicon buffer layer on the silicon

substrate to provide a clean nucleation layer for subsequent growth. After the supply (flow) of the silicon precursors is discontinued, the supply (flow) of the GaN precursors, e.g., trimethyl gallium and ammonia, is initiated to achieve growth of the GaN layer to 5-1000 $\mu$ m. The supply (flow) of the GaN precursors is turned off, and HCl is used to etch-remove the (optionally pre-thinned) silicon at a temperature in the range of 700-1200 degrees Centigrade, following which the remaining GaN layer is cooled and removed from the reactor.

The resulting bulk single crystal Ga\*N has three dimensional (x,y,z) character wherein each of the dimensions x, y is at least 100 and more preferably at least 200 micrometers and the z direction is at least 5 $\mu$ m and more preferably 100 micrometers, and most preferably at least 200 micrometers.

## INDUSTRIAL APPLICABILITY

The Ga\*N articles of the present invention have potential utility in the fabrication of a wide variety of microelectronic devices, e.g., Ga\*N-based blue light emitting diodes, UV light emitting diodes, lasers, high temperature electronic devices, full color displays, high density optical storage devices, and excitation sources for spectroscopic applications.

**THE CLAIMS****What is claimed is:**

1. A method of making a single crystal Ga\*N article, including the steps of:

providing a substrate of crystalline material having a surface which is epitaxially compatible with Ga\*N;

depositing a layer of single crystal Ga\*N over a surface of the substrate; and

etchably removing the substrate from the layer of single crystal Ga\*N while the crystal is close to the growth temperature, to recover the layer of single crystal Ga\*N as a single crystal Ga\*N article.

2. A method according to claim 1, wherein the substrate of crystalline material is formed of a material selected from the group consisting of silicon, silicon carbide, gallium arsenide, and sapphire.

3. A method according to claim 1, wherein the substrate of crystalline material is formed of a material selected from the group consisting of silicon, silicon carbide, and gallium arsenide, and the substrate is etchably removed from the layer of single crystal Ga\*N at or near the growth temperature, by etching of the substrate using a gas which etches the substrate material but does not etch the single crystal Ga\*N material.

4. A method according to claim 1, wherein the substrate of crystalline material is formed of a material selected from the group consisting of silicon, silicon carbide, and gallium arsenide, and the substrate is etchably removed from the layer of single crystal Ga\*N at or near the growth temperature, by etching of the substrate using a gas which etches the substrate material at a more rapid rate than it etches the single crystal Ga\*N material.

5. A method according to claim 1, wherein the layer of single crystal Ga\*N is deposited directly on said surface of the crystalline substrate.

6. A method according to claim 1, wherein an intermediate layer of epitaxially related crystalline material is deposited directly on said surface of the crystalline substrate, and the layer of single crystal Ga\*N is deposited directly on an upper surface of the intermediate layer.

7. A method according to claim 6, wherein the substrate crystalline material comprises silicon, the intermediate layer of epitaxially related crystalline material comprises silicon, and the layer of single crystal Ga\*N comprises a GaN layer.

8. A method according to claim 6, wherein the intermediate layer of epitaxially related crystalline material comprises a strained layer superlattice.

9. A method according to claim 8, wherein the strained superlattice comprises from 5 to 100 alternating monolayers of two materials selected from the group consisting of AlN, InN, GaN and alloys of SiC with one or more of AlN, InN, and GaN.

10. A method according to claim 1 wherein the substrate crystalline material or a component of the substrate crystalline material is diffused out of the substrate into the Ga\*N layer, for incorporation of the substrate crystalline material or a component thereof in the Ga\*N layer as a dopant thereof.

11. A method according to claim 10, wherein the substrate crystalline material comprises silicon and wherein the silicon substrate is etchably removed with HCl gas to yield the Ga\*N layer having a silicon-doped Ga\*N surface region for formation of ohmic contacts thereon.

12. A method according to claim 1, wherein the layer of single crystal Ga\*N comprises a GaN layer.

13. A method according to claim 1, wherein the layer of single crystal Ga\*N comprises an MGaN layer, wherein M is a metal compatible with Ga and N in the composition MGaN, and the composition MGaN is stable at standard temperature and pressure (25°C and 1 atmosphere pressure) conditions.

14. A method according to claim 13, wherein M is selected from the group consists of Al and In.

15. A method according to claim 1 where Ga\*N is selected from the group consisting of SiC and alloys of SiC with one or more of AlN, GaN and InN.

16. A method according to claim 1 where the thickness of the substrate is less than the thickness of the single crystal Ga\*N layer.

17. A method according to claim 1, where the single crystal Ga\*N layer comprises a compositionally graded ternary metal nitride selected from the group consisting of AlGaN, InGaN, and AlInN.
18. A method according to claim 1, where the single crystal Ga\*N layer comprises varying dopant concentration.
19. Bulk single crystal Ga\*N.
20. Bulk single crystal GaN.
21. Bulk single crystal MGaN, wherein M is a metal compatible with Ga and N in the composition MGaN, and the composition MGaN is stable at standard temperature and pressure (25°C and 1 atmosphere pressure) conditions.
22. Bulk single crystal MGaN according to claim 21, wherein M is selected from the group consisting of Al and In.
23. Bulk single crystal MM'GaN, wherein M and M' are metals compatible with Ga and N in the composition MM'GaN, and the composition MM'GaN is stable at standard temperature and pressure (25°C and 1 atmosphere pressure) conditions.
24. A bulk single crystal Ga\*N article of cylindrical or disc-shaped form wherein the diameter is at least 200 micrometers and the thickness is at least 1 micrometer.
25. A bulk single crystal Ga\*N article of cylindrical or disc-shaped form, having a thickness of at least 100 micrometers and the diameter is at least 2.5 centimeters.
26. A bulk single crystal Ga\*N article according to claim 19, wherein the bulk single crystal Ga\*N comprises a surface having a microelectronic device structure or substructure formed thereon.
27. A bulk single crystal Ga\*N article according to claim 19, comprising a doped surface region.
28. A bulk single crystal Ga\*N article according to claim 27, wherein the doped surface region comprises silicon-doped Ga\*N.

- 19 -

29. A bulk single crystal Ga\*N article according to claim 28, wherein the silicon-doped surface region has an ohmic contact structure fabricated thereon.

30. A bulk single crystal Ga\*N article according to claim 19, where the single crystal Ga\*N comprises a compositionally graded ternary metal nitride selected from the group consisting of AlGaN, InGaN, and AlInN.

1/4




Fig. 1




Fig. 2




Fig. 3

SUBSTITUTE SHEET (RULE 26)

2/4




Fig. 4




Fig. 5




Fig. 6

## SUBSTITUTE SHEET (RULE 26)

3/4




Fig. 7




Fig. 8

SUBSTITUTE SHEET (RULE 26)

4/4




Figure 11




Figure 10




Figure 9

SUBSTITUTE SHEET (RULE 26)

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US95/07518

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :C30B 33/08

US CL : 117/84

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 117/84, 88, 89, 97, 937, 953, 954; and IPC (6) C30B 25/02, 04, 18 and 33/08

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

N/A

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

AUTOMATED PATENT SYSTEM JAPIO

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	U.S.A, 4,931,132 (Aspnes, et al) 05 June 1990 (See abstract; col. 3-10, respectively)	1-30
A	U.S.A, 4,622,083 (Shih) 11 November 1986 (See abstract; col. 1-3, lines 1-68)	1-30

 Further documents are listed in the continuation of Box C. See patent family annex.

- Special categories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

20 JULY 1995

Date of mailing of the international search report

12 SEP 1995

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

FELISA GARRETT

Telephone No. (703) 308-2545

Form PCT/ISA/210 (second sheet)(July 1992)\*